

TITLE OF THE INVENTION  
SOLID STATE IMAGE PICKUP DEVICE

[0001] This application is based on application No. JP 2002-203893 filed in Japan, the contents of which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates to an improved solid state image pickup device. More specifically, the invention relates to the solid state image pickup device for correcting dispersion of sensitivity of pixels.

Description of the Related Art

[0003] In recent years, in order to enlarge a dynamic range in a solid state image pickup device having a photoelectric converting element such as a photodiode, a solid state image pickup device for outputting an electric signal which is converted natural logarithmically with respect to an incident light quantity is suggested. The applicants of the present invention suggest the solid state image pickup device for performing a logarithmically converting operation in Japanese Patent Application Laid-Open No. 11-313257 (1999) and the like.

In such a solid state image pickup device, however, dispersion of sensitivity occurs between pixels due to a difference in a threshold voltage of MOS transistors for performing the photoelectric converting operation.

[0004] A differential amplifier is, therefore, provided accordingly, so as to output an image signal at the time of an image pickup operation and a noise signal showing the dispersion of sensitivity of each pixel. The differential amplifier subtracts the noise signal from the image signal so as to correct the dispersion of the sensitivity of each pixel.

[0005] In the solid state image pickup device for correcting the dispersion in such a manner, at the time of the structure in Japanese Patent Application Laid-Open No. 11-313257 (1999), since a voltage to be applied to a capacitor for integrating an electric signal obtained by the photoelectric conversion is constant, obtained image signal and noise signal are as shown in Fig. 8. Fig. 8 is a timing chart showing a change in a voltage value of a capacitor C at the time of integrating and reading the image signal and the noise signal. The image signal in Fig. 8 is obtained when a quantity of incident light to the pixels is minimum, and the MOS transistor composing the solid state image pickup device is a P-channel MOS transistor.

[0006] With reference to Fig. 8, since the image signal is obtained when a quantity of incident light to the pixels is minimum, a voltage value  $V_{cs1} - V_{cn1}$ , which is a difference between a

voltage value  $V_{cs1}$  at the time of outputting the image signal and a voltage value  $V_{cn1}$  at the time of outputting the noise signal, becomes a voltage value as an origin of an offset voltage of the image signal from which a noise is removed. In recent years, however, according to refining of a semiconductor chip, a power source voltage to be applied to the solid state image pickup device is lowered, and thus an effective range of a voltage for operating an output buffer and an AD converter in the solid state image pickup device becomes narrow. Since integrating time of the image signal is nearly 10000 times as long as integrating time of the noise signal, it is found from Fig 8 that the voltage value of the image signal is lower than the noise signal, and thus the offset voltage becomes high.

[0007] In the prior solid state image pickup device, therefore, since a ratio of the offset voltage becomes large in the voltage within the narrow effective operating range, a value  $V_s - V_n - V_k$ , which is obtained by subtracting an offset voltage  $V_k$  from a differential value  $V_s - V_n$  between an image signal  $V_s$  and a noise signal  $V_n$  becomes low. As a result, a ratio of the voltage utilized for a signal becomes small and its gradation might be deteriorated.

#### OBJECTS AND SUMMARY

[0008] The present invention is devised in order to solve the above problems, and its object is to provide an improved

solid state image pickup device. More specifically, its object is to provide the improved solid state image pickup device for correcting dispersion of sensitivity of pixels. Concretely, its object is to provide the solid state image pickup device in which an offset voltage in an image signal from which a noise signal is removed is lowered.

[0009] In order to achieve the above objects and another object, a solid state image pickup device from a certain aspect of the present invention has: a photoelectric converting circuit for generating an electric signal proportional to a logarithm value of an incident light quantity; an integrating circuit for integrating the electric signal from the photoelectric converting circuit; and an output circuit for outputting the electric signal proportional to a value obtained by integrating the logarithm value of the incident light quantity. A reference voltage for integrating the electric signal from the photoelectric converting circuit is applied to the integrating circuit, and an electric potential of the reference voltage is variable.

[0010] In such a structure from another aspect, when the electric signal obtained by integrating in the integrating circuit is led to the output circuit, the electric potential of the reference voltage may be temporarily changed.

[0011] In another aspect, an electric signal, which is obtained by integrating an electric signal generated from the

photoelectric converting circuit at the time of an image pickup operation by means of the integrating circuit, is an image signal, and an electric signal, which is obtained by integrating an electric signal generated from the photoelectric converting circuit at the time of detecting a noise occurring due to the photoelectric converting characteristics of the photoelectric converting circuit by means of the integrating circuit, is a noise signal. At this time, when the image signal and the noise signal are led to the output circuit, the electric potential of the reference voltage is changed. As a result, when a noise is removed from the image signal by the output noise signal, the offset of the image signal from which the noise is removed can be reduced.

[0012] A solid state image pickup device from still another aspect has: a photoelectric converting element for generating an electric signal according to a quantity of incident light; an MOS transistor, to which a predetermined bias voltage is applied and which converts the electric signal output from the photoelectric converting element into an electric signal proportional to a logarithm value of the incident light quantity so as to output the electric signal; and a capacitor, in which the electric signal output from the MOS transistor is given to its one end so as to be integrated. A reference voltage whose electric potential is variable is applied to the other end of the capacitor.

[0013] In such a structure from another aspect, the device is provided with an output signal line for outputting the electric signal obtained by integration by means of the capacitor, and a first switch for electrically connecting and disconnecting the capacitor and the output signal line. The electric potential of the reference voltage is changed in synchronization with an ON/OFF operation of the first switch.

[0014] At this time, the device is provided with a second switch for electrically connecting and disconnecting the photoelectric converting element and the MOS transistor, and when a difference in the sensitivity due to threshold characteristics of the MOS transistor is detected, the electric signal which is obtained by accumulating the electric signal output from the MOS transistor into the capacitor in the state that the second switch is OFF, is led to the output signal line as the noise signal. At this time, the electric potential of the reference voltage to be applied to the capacitor may be changed.

[0015] The device is provided with the second switch for electrically connecting and disconnecting the photoelectric converting element and the MOS transistor, and when the image pickup operation is performed, an electric signal, which is obtained by accumulating the electric signal output from the MOS transistor into the capacitor in the state that the second switch is ON is led as the image signal to the output signal

line. At this time, the electric potential of the reference voltage to be applied to the capacitor may be changed.

[0016] The device is provided with the second switch for electrically connecting and disconnecting the photoelectric converting element and the MOS transistor, and when the image pickup operation is performed, the electric signal, which is obtained by accumulating the electric signal output from the MOS transistor into the capacitor in the state that the second switch is ON, is led as the image signal to the output signal line. At this time, the electric potential of the reference voltage to be applied to the capacitor is changed. When the difference in the sensitivity due to the threshold characteristics of the MOS transistor is detected, an electric signal, which is obtained by accumulating the electric signal output from the MOS transistor into the capacitor in the state that the second switch is OFF, is led as the noise signal to the output signal line. At this time, the electric potential of the reference voltage to be applied to the capacity may be changed.

[0017] At this time, the reference voltage has ternary, and a change width of the electric potential of the reference voltage at the time of leading the image signal is set to be larger than a change width of the electric potential of the reference voltage at the time of leading the noise signal, so that the offset generated in the image signal from which the noise is removed

by differentiating the image signal and the noise signal can be reduced.

[0018] A solid state image pickup device from still another aspect includes: a plurality of pixels having a photoelectric converting element for generating an electric signal according to a quantity of incident light, an MOS transistor to which a predetermined bias voltage is applied and which converts the electric signal output from the photoelectric converting element into an electric signal proportional to a logarithm value of the incident light quantity so as to output the electric signal, and a capacitor in which the electric signal output from the MOS transistor is given to its one end so as to be integrated; and an output signal line for leading output signals output from the pixels. Each of the pixels includes: a first switch for electrically connecting and disconnecting the photoelectric converting element and the MOS transistor; and a second switch for electrically connecting and disconnecting the integrating capacitor and the output signal line. When a reference voltage whose electric potential is variable is applied to the other end of the capacitor and an image pickup operation is performed, an electric signal, which is obtained by logarithmically converting an electric signal from the photoelectric converting element by means of the MOS transistor in a state that the first switch is ON, is integrated by the capacitor so that an image signal is generated, and the image signal is output to the output



signal line in a state that the second switch is ON. When dispersion of sensitivity of the pixels is detected, a noise signal is generated in such a manner that the capacitor integrates an electric signal according to threshold characteristics of the MOS transistor in a state that the first switch is OFF. The noise signal is output to the output signal line in a state that the second switch is ON, and the electric potential of the reference voltage is changed in synchronization with the operation of the second switch.

[0019] In such a structure, when the noise signal is output to the output signal line, the electric potential of the reference voltage may be changed, or when the image signal is output to the output signal line, the electric potential of the reference voltage may be changed.

[0020] When the noise signal and the image signal are output to the output signal line respectively, the electric potential of the reference voltage may be changed. At this time, a change width of the electric potential of the reference voltage becomes large at that time of outputting the image signal.

[0021] The MOS transistor may be a P-channel MOS transistor. At this time, when the noise signal and the image signal are output to the output signal line, the electric potential of the reference voltage is changed to a negative direction.

[0022] The MOS transistor may be an N-channel MOS transistor. At this time, when the noise signal and the image signal are

output to the output signal line, the electric potential of the reference voltage is changed to a positive direction.

#### BRIEF DESCRIPTION OF THE DRAWINGS

[0023] These and other objects and features of the present invention will become apparent from the following description of preferred embodiments thereof taken in conjunction with the accompanying drawings, in which:

[0024] Fig. 1 is a block circuit diagram showing a configuration of a solid state image pickup device;

[0025] Fig. 2 is a circuit diagram showing a configuration of pixels in the solid state image pickup device of Fig. 1;

[0026] Fig. 3 is a timing chart showing an operation of the pixels in Fig. 2;

[0027] Fig 4 is a timing chart showing a change in a voltage value of a capacitor in the pixels of Fig. 2;

[0028] Fig. 5 is a block circuit diagram showing a configuration of the solid state image pickup device.

[0029] Fig. 6 is a circuit diagram showing a configuration of the pixels in the solid state image pickup device of Fig. 5;

[0030] Fig. 7 is a timing chart showing an operation of the pixels in Fig. 6; and

[0031] Fig. 8 is a timing chart showing a change in a voltage value of a capacitor in prior pixels.

[0032] In the following description, like parts are designated by like reference numbers throughout the several drawings.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0033] Embodiments of the present invention will be explained below with reference to the drawings.

##### 1. Configuration of solid state image pickup device

[0034] The solid state image pickup device according to the present embodiment will be explained with reference to Fig. 1. Fig. 1 is a block diagram showing a configuration of the solid state image pickup device according to the embodiment.

[0035] In Fig. 1, G11 to Gmn designate pixels arranged in a matrix pattern. 1 designates a vertical scanning circuit and it sequentially scans lines 3-1, 3-2, ..., 3-n for giving a signal  $\phi V$  to pixels and gives a signal  $\phi VD$  to the pixels via lines 4-1, 4-2, ..., 4-n. 2 designates a horizontal scanning circuit, and it sequentially reads a photoelectric converting signal guided from the pixels to output signals 6-1, 6-2, ... 6-m in a horizontal direction per pixel. 5 designates a power source line. The pixels are connected with not only the lines 3-1 through 3-n and 4-1 through 4-n, the output signal lines 6-1 through 6-m and the power sources line 5 but also another lines (for example, a clock line, a bias supply line and the like), but they are omitted in Fig. 1.

[0036] The output signal lines 6-1 through 6-m are connected with constant-current sources 7-1 through 7-m, respectively, and selecting circuits 8-1 through 8-m are provided. The selecting circuits 8-1 through 8-m sample and hold image signals and noise signals given from the pixels G11 through Gmn via the signal lines 6-1 through 6-m, respectively. When the image signals and the noise signals are sequentially transmitted from the selecting circuits 8-1 through 8-m to a correcting circuit 9, the correcting circuit 9 performs a correcting process so as to output an image signal from which a noise is removed to the outside. A DC voltage VPS is applied to one ends of the constant-current sources 7-1 through 7-m.

[0037] In such a solid state image pickup device, the image signal and the noise signal to be an output from a pixel Gab (a: natural number such that  $1 \leq a \leq m$ , b: natural number such that  $1 \leq b \leq n$ ) are output via the output signal line 6-a, and the constant-current source 7-a connected with the output signal line 6-a amplifies the image signal and the noise signal. The image signal and the noise signal output from the pixel Gab are successively transmitted to the selecting circuit 8-a, and the selecting circuit 8-a samples and holds the transmitted image signal and the noise signal.

[0038] After the selecting circuit 8-a transmits the sampled and held image signal to the correcting circuit 9, it transmits the sampled and held noise signal to the correcting circuit 9.

The correcting circuit 9 corrects the image signal given from the selecting circuit 8-a based on the noise signal given from the selecting circuit 8-a so as to output the image signal from which the noise is removed to the outside. The applicants of the present invention suggest a configuration in Japanese patent Application Laid-Open No. 2001-223948 as one example of a configuration of the selecting circuit 8-1 through 8-n and the correcting circuit 9. The correcting circuit may be provided to a configured position of the selecting circuits 8-1 through 8-n.

## 2. Structural example of pixels

[0039] One example of a structure of the pixels G11 through Gmn provided in the solid state image pickup device of Fig. 1 will be explained below with reference to Fig. 2. In the pixels of Fig. 2, a DC voltage VPD is applied to a cathode of a photodiode PD, and an anode of the photodiode PD is connected with a drain of an MOS transistor T1, and a source of the MOS transistor T1 is connected with a gate and a drain of an MOS transistor T2 and a gate of an MOS transistor T3.

[0040] A source of the MOS transistor T3 is connected with a gate of an MOS transistor T4 and a drain of an MOS transistor T5, and a source of the MOS transistor T4 is connected with a drain of an MOS transistor T6. A drain of the MOS transistor T6 is connected with the output signal line 6 (corresponding to the output signal lines 6-1 through 6-m in Fig. 1). The MOS

transistors T1 through T6 are P-channel MOS transistors.

[0041] A signal  $\phi_{VPS}$  is input into a source of the MOS transistor T2, and the DC voltage VPD is applied to drains of the MOS transistors T3, T4. The source of the MOS transistor T3 is connected with the other end of a capacitor C, in which a signal  $\phi_{VD}$  is given to one end. A DC voltage VRG is input into a source of the MOS transistor T5, and a signal  $\phi_{RS}$  is input into its gate. Signals  $\phi_S$ ,  $\phi_V$  are input into gates of the MOS transistors T1, T6, respectively.

[0042] In the pixels having such a structure, the constant-current source 7 (corresponding to the constant-current sources 7-1 through 7-m in Fig. 1), in which the DC voltage VPS is applied to its one end, is connected with a source of the MOS transistor T4 via the MOS transistor T6 and the output signal line 6. When the MOS transistor T6 is ON, therefore, the MOS transistor T4 operates as an MOS transistor of a source follower so as to output a voltage signal amplified by the constant-current source 7 to the output signal line 6.

[0043] The source follower circuit is configured in such a manner, so that an amplifying circuit for outputting a large signal is configured. Since the amplifying circuit amplifies a signal sufficiently largely, therefore, a process in a following signal processing circuit (not shown) becomes easy. The constant-current sources 7-1 through 7-m composing a load resistance portion of the amplifying circuit is not provided

into the pixels but provided on each of the output signal lines 6-1 through 6-m to which a plurality of the pixels arranged in a matrix pattern are connected. As a result, a number of the load resistances and the constant-current sources can be reduced, thereby reducing an area of the amplifying circuit occupying a semiconductor chip.

[0044] An image pickup operation and an operation for detecting the sensitivity dispersion in the pixels having such a structure will be explained below. The signal  $\phi_{VPS}$  is a binary voltage signal, and a voltage for operating the MOS transistor T2 in a subthreshold area is set to be low, and a voltage, for enabling a large electric current which is higher than the voltage and is larger than the time of giving the low signal  $\phi_{VPS}$  to flow in the MOS transistor T2, is set to be high. The signal  $\phi_{VD}$  is a ternary voltage signal, and a voltage at the time of performing the integrating operation of the capacitor C has a highest value  $V_h$ , and a voltage at the time of reading the image signal has a lower value  $V_m$  than  $V_h$ , and a voltage at the time of reading the noise signal has a lower value  $V_l$  than  $V_m$ .

(1) Image pickup operation (at the time of outputting the image signal)

[0045] An operation when the pixels pick up an image shown in Fig. 2 will be explained below. A signal  $\phi_S$  is always low during the image pickup operation and when the MOS transistor T1 is ON. A signal  $\phi_{RS}$  is set to be high, and the MOS transistor

T5 is turned OFF. The signal  $\phi_{VPS}$  to be given to the source of the MOS transistor T2 is set to be low so that the MOS transistor T2 operates in the subthreshold area, and a voltage of the signal  $\phi_{VD}$  to be given to the capacitor C has the value  $V_h$  so that the integrating operation is performed. At this time, when light enters the photodiode PD, a photocurrent is generated, and a voltage which has a value obtained by converting the photocurrent natural logarithmically is generated at the gates of the MOS transistors T2, T3 due to subthreshold properties of the MOS transistor.

[0046] A drain current, which is obtained by amplifying an electric current of a voltage proportional natural-logarithmically to an incident light quantity in the MOS transistor T3, flows from the capacitor C, so that the capacitor C is discharged. A gate voltage of the MOS transistor T4, therefore, becomes a voltage proportional natural-logarithmically to an integrating value of the incident light quantity. In order to read the image signal which appears by the integration by means of the capacitor C, the voltage of the signal  $\phi_{VD}$  is set to have the value  $V_m$ , and a pulse signal  $\phi_V$  is given to the MOS transistor T6. A source current according to the gate voltage of the MOS transistor T4, therefore, flows to the output signal line 6 via the MOS transistor T6.

[0047] At this time, since the MOS transistor T4 operates as a source follower type MOS transistor, the image signal appears



in the output signal line 6 as a voltage signal. The signal  $\phi V$  is set to be high so that the MOS transistor T6 is turned OFF, and the voltage of the signal  $\phi VD$  has the value  $V_h$ . Since the image signal which is output via the MOS transistors T4, T6 in such a manner has a value proportional to the gate voltage of the MOS transistor T4, the integrating value of the quantity of the incident light to the photodiode PD becomes a signal converted natural-logarithmically.

(2) Operation for detecting sensitivity dispersion (at the time of outputting noise signal)

[0048] An operation for detecting sensitivity dispersion of the pixels will be explained below with reference to the timing chart in Fig. 3. When the pulse signal  $\phi VD$  with the voltage value  $V_m$  and the pulse signal  $\phi V$  are given and the image signal is output, after the signal  $\phi VD$  is set to have the value  $V_h$ , the signal  $\phi S$  is set to be high and the MOS transistor T1 is turned OFF, so that a reset operation starts. At this time, positive electric charges flow from the source of the MOS transistor T2 so as to be recouped with negative electric charges accumulated at the gate and drain of the MOS transistors T2 and the gate of the MOS transistor T3, and potential of the gate and drain of the MOS transistor T2 rises to a certain degree.

[0049] When, however, the potential of the gate and drain of the MOS transistor T2 rises to a certain degree, its reset speed becomes slow. Particularly when a bright subject becomes

suddenly dark, this tendency becomes remarkable. The signal  $\phi_{VPS}$  to be next given to the source of the MOS transistor T2 is, therefore, set to be high. When the source voltage of the MOS transistor T2 is set to be high in such a manner, a quantity of the positive electric charges which flow from the source of the MOS transistor T2 increases, so that the positive electric charges are recouped with the negative electric charges accumulated at the gate and the drain of the MOS transistor T2 and the gate of the MOS transistor T3 quickly. At this time, the signal  $\phi_{RS}$  is set to be low and the MOS transistor T5 is turned ON, so that a voltage of a connecting node between the capacitor C and the gate of the MOS transistor T4 is initialized.

[0050] When the potential of the gate and drain of the MOS transistor T2 becomes higher by setting the signal  $\phi_{VPS}$  high, the signal  $\phi_{VPS}$  to be given to the source of the MOS transistor T2 is set to be low, so that the potential state of the MOS transistor T2 is returned to an original state. When the potential state of the MOS transistor T2 is returned to the original state in such a manner, the signal  $\phi_{RS}$  is set to be high and the MOS transistor T5 is turned OFF.

[0051] The capacitor C performs the integrating operation, so that the voltage of the connecting node between the capacitor C and the gate of the MOS transistor T4 complies with the reset gate voltage of the MOS transistor T2. The pulse signal  $\phi_V$  is given to the gate of the MOS transistor T6 so that the MOS

transistor T6 is turned ON, and the voltage of the signal  $\phi_{VD}$  is set to the value  $V_1$ , so that an output current, which represents the sensitivity dispersion of the pixels caused by dispersion of the properties of the MOS transistors T2, T3, flows from the output signal line 6.

[0052] At this time, since the MOS transistor T4 operates as the source follower type MOS transistor, the noise signal appears as the voltage signal in the output signal line 6. After the pulse signal  $\phi_{RS}$  is again given to the MOS transistor T5 so that the voltage of the connecting node between the capacitor C and the gate of the MOS transistor T4 is reset, the signal  $\phi_S$  is set to be low and the MOS transistor T1 is conducted, so that the image pickup operation can be performed.

(3) State of signal output at the time of respective operations

[0053] A state transition of the capacitor C at the time of performing the image pickup operation and the operation for detecting the sensitivity dispersion will be explained below with reference to Fig. 4. Fig. 4 is the timing chart showing a change in the voltage value of the capacitor C at the time of integrating and reading the image signal and the noise signal.

[0054] At the time of integrating the image signal, since the voltage of the signal  $\phi_{VD}$  is set to the value  $V_h$  as mentioned above, the voltage value becomes lower than a voltage value  $V_0$  as an initial value according to the quantity of the incident light to the pixels as the time passes. After predetermined

time  $T_s$  passes, the image signal is read at the voltage value  $V_m$  of the signal  $\phi_{VD}$ . At this time, when a voltage value at the time of outputting the image signal in the case where the voltage value of the signal  $\phi_{VD}$  is  $V_h$  and is constant (portion shown by a dotted line in Fig. 4) is supposed to be  $V_1$ , the voltage value of the capacitor  $C$  becomes  $V_1 - (V_h - V_m)$ , and thus the value of the image signal becomes  $a \times (V_1 + V_m - V_h)$ .

[0055] At the time of integrating the noise signal, similarly, since the voltage value of the signal  $\phi_{VD}$  is  $V_h$  as mentioned above, the voltage value of the capacitor  $C$  becomes lower than the voltage value  $V_0$  as the initial value according to the quantity of the incident light to the pixels as the time passes. After predetermined time  $T_n$  passes, the noise signal is read at the voltage value  $V_l$  of the signal  $\phi_{VD}$ . At this time, when the voltage value at the time of outputting the image signal in the case where the voltage value of the signal  $\phi_{VD}$  is  $V_h$  and is constant (portion shown by a dotted line in Fig. 4) like a conventional manner is supposed to be  $V_2$ , the voltage value of the capacitor  $C$  becomes  $V_2 - (V_h - V_l)$ , and thus the value of the noise signal becomes  $a \times (V_2 + V_l - V_h)$ .

[0056] As a result, when the noise signal is subtracted from the image signal so that the noise is removed from the image signal, a value of the image signal from which the noise is removed becomes:

[0057] 
$$a \times ((V_1 + V_m - V_h) - (V_2 + V_l - V_h))$$

[0058]  $= a \times ((V_1 - V_2) - (V_1 - V_m))$ .

[0059] Since  $a \times V_1 = V_n$  and  $a \times V_2 = V_s$ , the value of the image signal from which the noise is removed can be represented by  $(V_s - V_n) - a \times (V_1 - V_m)$ . Since  $V_s - V_n$  conventionally includes an offset voltage  $V_k$ , a portion to be conventionally utilized as the image signal is such that  $V_o = V_s - V_n - V_k$ . In this embodiment, therefore, since the value of the image signal from which the noise is removed becomes  $V_o + V_k - a \times (V_1 - V_m)$ , the offset value becomes  $V_k - a \times (V_1 - V_m)$ , so that an occupying ratio can be lower than the conventional art.

[0060] In this embodiment, the voltage value of the signal  $\phi_{VD}$  to be given to the capacitor C is set to be low at the time of reading the image signal and to be lower at the time of reading the noise signal. The voltage value of the signal  $\phi_{VD}$  to be given at the time of reading the image signal, however, may be higher than the voltage value at the time of the integrating. That is to say, the value of the voltage to be applied to the capacitor C at the time of reading the image signal is set to be higher than the value of the voltage to be applied to the capacitor C at the time of reading the noise signal, so that the offset voltage in the image signal after the removal of the noise can be suppressed.

[0061] In this embodiment, the pixels are constituted by using the P-channel MOS transistors, but they may be constituted by using N-channel MOS transistors. At this time, since polarity

of the elements is reversed, as shown in Fig. 5, polarity of the constant-current sources 7-1 through 7-m provided to the solid state image pickup device is opposite to that in Fig. 1. A relationship of the lines and the blocks in the solid state image pickup device is similar to that in Fig. 1 except that the elements in the respective blocks have the opposite polarity.

[0062] The MOS transistors composing the pixels at this time are of the N channel, and it is shown in Fig. 6. The connecting relationship between the MOS transistors T1 through T6 and the capacitor C and the role of the elements are the same as those in Fig. 2, and the elements perform the operation according to the opposite polarity to Fig. 2. That is to say, the voltage value of the signal  $\phi_{VD}$  is set to a lowest value  $V_a$  at the time of integrating the image signal and the noise signal, and to an intermediate value  $V_b$  at the time of reading the image signal, and to be a highest value  $V_c$  at the time of reading the noise signal.

[0063] The timing at which the signals  $\phi_{VPS}$ ,  $\phi_{VD}$ ,  $\phi_S$ ,  $\phi_{RS}$  and  $\phi_V$  to be given to the pixels when the MOS transistors composing the pixels are of the N channel change is as shown in Fig. 7. That is to say, a relationship in "high and "low" of the signals  $\phi_{VPS}$ ,  $\phi_{VD}$ ,  $\phi_S$ ,  $\phi_{RS}$  and  $\phi_V$  is set to be opposite to Fig. 3, so that the operational timing of the MOS transistors T1, T2, T5 and T6 can be the same as each other. The timing at which the signals  $\phi_{VD}$  with the voltage values  $V_h$ ,  $V_m$  and  $V_l$  in Fig. 3 are

given is made to be the same as the timing at which the signals  $\phi_{VD}$  with the voltage values  $V_a$ ,  $V_b$  and  $V_c$  in Fig. 7 are given, so that the operating state of the capacitor C when the MOS transistors T1 through T6 have opposite polarity can be similar to the state in the embodiment at the respective timings.

[0064] As mentioned above, according to the present invention, when the electric potential of the reference voltage to be given to the integrating circuit for outputting the image signal or the noise signal or the capacitor is made to be variable, the electric potential of the reference voltage to be given at the time of the integrating operation and reading the signals can be changed. The electric potential of the reference voltage to be given are different in such a manner at the time of the integrating operation and the reading the signals, so that the offset of the electric signal to be output can be adjusted.

[0065] When the offset of the image signal and the noise signal is adjusted, the offset of the image signal from which the noise is removed by differentiating the noise signal and the image signal can be reduced. Since the offset of the image signal can be, therefore, adjusted according to an operating range of the output buffer and the AD converter to be connected with a next stage, the operating range can be utilized effectively.

[0066] Although the present invention has been fully described by way of examples with reference to the accompanying drawings, it is to be noted that various changes and modifications

will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the present invention, they should be construed as being included therein.